

SUPPLEMENTAL AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111

Page 2
Dkt: 303.626US1

Serial Number: 09/560,121

Filing Date: April 28, 2000

Title: HIGH OUTPUT HIGH EFFICIENCY LOW VOLTAGE CHARGE PUMP

charge to a first p-channel circuitry 250A, while the second main pump capacitor 240B is getting prebooted to a predetermined booted level by the second [first] pre-boot capacitor 230B [230A]. In the same charge cycle, during the second phase the prebooted second main pump capacitor receives the delayed sixth phase signal from the second secondary phase generator 220B and outputs the charge to a second p-channel circuitry 250B, while the first main pump capacitor 240A is getting pre-booted to the predetermined booted level by the first [second] pre-boot circuitry 230A [230B]. This process repeats itself every charge cycle and generally hides the preboot time required to pre-boot the first and second main capacitors 240A and 240B. As a result of staggered phase generators, the pre-boot circuitry 230A and B, and p-channel output circuitry 250A and B, the charge pump circuitry 102 can operate at supply voltages less than 1.0 Volts, and run at a faster cycle time, resulting in outputting more charge for a given size of a capacitor.

Support for the above amendments in the paragraph beginning on page 8, line 1 can be found in Figure 4 and in the paragraph beginning on page 13, line 11.

The paragraph beginning on page 8, line 28 is amended as follows:

Figure 3A is a timing diagram illustrating generally by way of example but not by way of limitation one embodiment of portions of first and second phase signals 310 and 320 generated by first and second primary phase generators 210A and 210B respectively, that are non-overlapping and crossing around high points 315 during every phase cycle. Also, shown are the [sixth and fifth] fifth and sixth phase signals 330 and 340 generated by the first and second secondary phase generators 220A and 220B respectively, that is similar to the first and second phase signals, and including a pre-determined delay 't' from the first and second phase signals respectively.

Support for deleting the words "sixth and fifth" and adding the words "fifth and sixth" in the paragraph beginning on page 8, line 28 can be found in Figure 4 and in the specification on page 8, lines 1-5.

The paragraph beginning on page 10, line 20 is amended as follows:

The first and second phase signals coming from nodes A and B also drive the second and first [first and second] pre-boot capacitors 464 and 462 [462 and 464] respectively. Whereas the

SUPPLEMENTAL AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111

Serial Number: 09/560,121

Filing Date: April 28, 2000

Title: HIGH OUTPUT HIGH EFFICIENCY LOW VOLTAGE CHARGE PUMP

Page 3
Dkt: 303.626US1

third and fourth phase signals coming from nodes E and F drive the first and second pre-boot pre-charge capacitors 474 and 476 respectively. First and second pre-boot pre-charge capacitors 474 and 476 are responsible for recharging the first and second pre-boot capacitors 462 and 464. The first and second pre-boot pre-charge capacitors 474 and 476 are tied in a cross-coupled manner, such that they precharge each other through n-channel gates 478 and 480. The reason for third and fourth phase signals to be non-overlapping and crossing each other around their low points is that the gate of the first pre-boot precharge capacitor 474 should close low before the gate of second pre-boot precharge capacitor 476 goes high, otherwise the boost voltage of the second pre-boot precharge capacitor 476 would leak off through the precharge transistor 480. The gate nodes of these [first and] second and first pre-boot precharge capacitors [474 and] 476 and 474 also drive the precharge transistors 468 and 469 of the pre-boot capacitors 462 and 464, respectively. Also the gate nodes of the first and second pre-boot precharge capacitors drive charge sharing transistors 465 and 471 which provide the path that charge shares the first and second pre-boot capacitors 462 and 464, to a first and second main pump capacitors 486 and 492 of a first and second main pump capacitor and associated pre-charge circuitry 240A and 240B to a pre-determined boot level. Diode transistors 467, [468, 469,] 470, 479, and 481 are there for power-up. They charge-up first and second pre-boot capacitors 462 and 464, and first and second pre-boot precharge capacitors 474 and 476 at power-up, so that they can start pumping. Diode transistors [472 and] 466 and 472 clamp gates of the first and second pre-boot precharge capacitors 474 and 476 to an n-channel VT above the gates of the first and second main pump capacitors 486 and 492, respectively. This helps to limit over-voltage and puts the excess charge onto the main pump cap where it can be passed to V_{cep} .

Support for above amendments in the paragraph beginning on page 10, line 20 can be found in Figure 4, and in the specification on page 14, lines 26-30.

The paragraph beginning on page 12 and line 15 is amended as follows:

The diode transistors 494, 496, 499, and 500 of the first and second main pump capacitor and associated circuitry 240A and 240B are for power-up. These diode transistors 494, 496, 499, and 500 provide a starting voltage to the first and second main pump precharge capacitors 488 and 490. Transistor 497 precharges the second main pump precharge capacitor 490, and

SUPPLEMENTAL AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111

Serial Number: 09/560,121

Filing Date: April 28, 2000

Title: HIGH OUTPUT HIGH EFFICIENCY LOW VOLTAGE CHARGE PUMP

Page 4

Dkt: 303.626US1

transistor 495 precharges the first main pump precharge capacitor 488. The first and second main pump precharge capacitors [490 and] 488 and 490 are used to precharge the first and second main pump capacitors 486 and 492 to a second pre-determined level through precharge devices 493 and 498. The seventh and eighth phase signals coming from nodes G and H₁ are supplied by AND-INVERTs 417, 423, 419, and 425 [452] of nodes from the first and second primary and secondary phase generators 210A, 210B, 220A and 220B respectively. The fifth and sixth phase signals from nodes G and H are small instead of the half cycle, because these signals should not be recharging the first and second main pump capacitors 486 and 492 while they are being pre-booted by the first and second pre-boot capacitors 462 and 464, otherwise the pre-boot charges will be shunted to V_{cc}.

Support for the above amendments in the paragraph beginning on page 12, line 15 can be found in Figure 4.

Amendments to Specification/Figures

Applicant has carefully reviewed and edited the specification for accuracy and consistency of terminology and grammar. Applicant has also amended the specification for a number of typos. In addition, Applicant has made several amendments to the specification to conform the written description to the drawings and vice versa.

Further, Applicant has carefully reviewed and amended Figures 2 and 4 to conform the drawings to the written description. No new matter has been added by way of these amendments to Figures 2 and 4. Submitted are proposed Figures 2 and 4 amendments with changes marked in red. As this Amendment is being submitted via facsimile, the changes have been circled for easy identification by the Examiner.

Support for connecting the first and second preboot caps 230A and 230B to the first and second main pump caps 240A and 240B, respectively and deleting the connection between the first and second preboot caps 230A and 230 B and the second and first main pump caps 240B and 240A, respectively, in Figure 2 can be seen in Figure 4 and in the specification on page 13, lines 24-30. Support for Figure 4 amendment can be seen in the specification on page 10, lines 6-8.